RPA project, please check below: Advanced SRAM BST

INVENTION DISCLOSURE

~	303	5.214	303 _.
顺			306451
n			•
	। ।।।।	العار	
			•

FED

FE RAM

NCAICM

BEST AVAILABLE COPY Exhibit A

INVENTOR(S): Kevin J. Ryan

2. DESCRIPTION 09/434,082 Declaration under 37CFR1.131

- 2.1 Title of invention: Packet-Oriented Synchronous DRAM Bus Interface
- 2.2 Brief description: A synchronous DRAM interface consisting of a control/address bus and a separate data bus, intended to facilitate either narrow or wide bus implementations, and to improve performance over existing packet-oriented DRAM technologies.
 - 2.3 Also attach a complete description, including drawings or sketches and articles relevant to the invention. Legible photocopies of laboratory notebooks are acceptable.

See attached.

RECEIVED

3. INFORMATION CONCERNING CONCEPTION OF INVENTION FEB 2 4 2004

3.1 CONCEPTION AND DOCUMENTATION OF THE INVENTION

Technology Center 2100

- Identify the date when you first conceived the invention. not sure, give the earliest date of which you are sure.)
- To whom was the idea first described and on what date? than a co-inventor.)

Terry Walther on :

Identify the date of the first tangible record such as c. computer simulation, tape out, drawing or written description. Please specify type and location.

3.2 CONCEPTION OF THE INVENTION

a. Please identify related invention disclosures, patents or other publications describing similar ideas, and other companies working in the same field. Attach copies, if available.

Other companies working in the same field include DRAM vendors, DRAM users such as Intel, and third parties such as RAMBUS.

- b. What is the closest technology, of which you are aware? RAMBUS RDRAMS, SDRAMS.
- c. Identify the advantages of this invention over previous technology.

The proposed solution provides for narrow bus implementations when cost and or granularity issues are of primary importance, or for efficient wide bus implementations where performance is more important than granularity. In contrast to RAMBUS, complete additional independent channels do not need to be added in order to increase data bus width. Also in contrast to RAMBUS, the pipelining or overlapping of operations is facilitated by separating the command/address bus from the data bus, thus avoiding the arbitration and associated performance degradation resulting from sharing one bus. (In other words, with this invention, subsequent commands may be issued while data from a previous command is occupying the data bus, with RAMBUS this is not true.)

3.3 IMPORTANT DATES

- a. Has the invention been disclosed outside the company? NO If yes, to whom, when, and in what form?
- b. Have any articles describing your invention been published? NO If yes, list author(s), title of article, publication and date.
- c. Have any engineering samples been given out? NO If yes, to whom and on what date?
- d. Has any product using the invention been sold or offered for sale? <u>NO</u> If yes, to whom and on what date?

3.4 DISPOSITION OF THE INVENTION

- a. When will (or did) Micron begin use of the invention experimentally? Has not yet; to be determined.
- b. When will (or did) Micron begin production of this invention? Has not yet; to be determined.

3.5 MISCELLANEOUS INFORMATION

Ŋ.

- a. Was the invention developed during a joint development agreement or other contract with an outside company? NO
- b. Please list developmental work outside of the company (including Government proposal or contract).

=

None.

4. INVENTORS:
Name: Kevin J. Ryan
Micron Phone: 368-3954 Micron Mail Stop: 607
Company Name(VERY IMPORTANT): Dept. Name: Marketing Micron Semiconductor, Inc. Dept. #: 950H Micron Computer, Inc. Micron Custom Manufacturing Services, Inc. Micron Display Technology, Inc. Micron Communications, Inc. Other Micron Technology, Inc.
Home Address: 508 E. Kingsford Dr.
Meridian, ID 83642
Citizenship: <u>USA</u>
Supervisor: <u>Brett Williams</u>
Signature: Date:
5.' WITNESS
If there is only one inventor, a witness should sign and date this disclosure. A witness in this case is a non-inventor who understands the nature of the invention.
All Maille
(Signature of Witness)

37

7.7.

		Project Number Subject Sync Link Date
-	1	The most promising Synchink configuration is one where there is either an 8-bit or 6-bit input bus to
:	÷	the DRAMS (for address and condrol into) and a 16-6it
	5	bi-directional data bus. The system can be coparalled in depth by adding DRAMS to this 16-bit data channel, or in width by adding more 16-bit data channels. Either way the input bus goes to all DRAMS in the system.
	10	the input bus goes to all DRAMS in the system. This is superior to RAMBUS because RAMBUS requires that the control lines be replicated as well when explanding in width.
write in the margin	15	A) Optimizing for granularity: 8 (or 16) Lit uni-dir address/control DRAM DRAM DRAM 14- Lit
rite in	20	bi-dir data
Please do not wr		(B) Optimizing for bandwidth:
	25	8 (or 4)
	30	Controller Dram
	35	data. interface DRAN
	40	DRAM //- /
		Author's Signature: Date:
		Witness' Signature: Date: Date:

		Project Number Subject SyncLnk Date
	1	Ideally, tradeoff points between (A) and (B) nould be supported to allow for system differentiation.
use do not write in the margin	5	A) is affractive if the granularity problem" comes to be. Then OEMs could build a system containing I DRAM device (4M x/6 at the 64M level) and get a minimum configuration and granularity (8 M&Ytes).
	10	B) is attractive if the granularity problem does not come to be.
	15	A) is therefore a RAMBUS alternative, so the protocol in this case should be superior to RAMBUS and the physical environment should be as good or better.
	20	B) should compete us. Loth SDRAM and a width- expanded RAMBUS in both protocol and physical performance. Since the arrangement is logically similar to the SDRAM bus, the performance
	25	improvement is likely to come from limiting the number of module sockets, the number of loads per socket) and tefining the signal surings and termination, etc.
	30	In either case, we will probably mant to support at least one socket on each channel. The controller and at least one device per channel will probably be soldered hown on the nother-board.
•	35	Need to define map # of devices per module. Also come up with some up allow for a second user upgrade that does not require the user to remove and disord a previous upgrade Cespecially in a single socket onse.
,	40	Can me define a stackable module, with or
		Author's Signature: Date:
		Witness' Signature: Date: Date:

Dage &

To still the Notebook #0100548 Subject Sync Link
dumny load plug? Project Number Date . Investigate the main causes of speed degradation in SDRAM module based systems and needly. All physical 5 improvements will apply to SDRAn basel systems as nell, so protocol must be superior. 10 15 Please do not write in the margin 20 25 30 35 40 Author's Signature: Date: . Witness' Signature: Date:

(Read and Understood)

. . .

	•	·	•	Notebook 100508
		Project Number	Subject Bus Protocol	Date
-	1	Considering K	AMBUS in configurat	tions (A) +B
		or page 7:		
	5	First, (B)	would have to be	modified as
		follows	V	
	10			
	10		_[]	
			7	
ii.	15			
marg			1	
in the			17	
write	20	because KAMK	le venine that the	o catine channel
o not		(31 pins) be	he requires that pur replicated for win	lith copasion.
Please d	25		re attractive alt	
Ple	25		replicate the da	
			physical advantage (the protocol become	
	30	/ _	verteal herals Ne	
		while banduidt	increases, as oppose	ed to thereasing
	?))·	along with the	- bond with a sit do	es for RAMBUS).
	35	So dearly, so	eparating the data control is afgrace	from the
		already does of	is, so how can we	improve
		on SDRAM?		
	40	Author's Signature:	K.l.	
		Witness' Signature:	. 0.	Date:
		(Read and U	nderstood)	

Archiero Notebook # 0100548 Subject Bus /Protacol

4M x 16 SDRAM: Project Number A = Address Only (2) A/c 5 A/c = Muxed Aldres + Control C = Control Only b = Data 10 ci. (1) 15 Please do not write in the margin KAS, CAS, WE, CS, CKE, DOML, DOMH Control = It has 21 control/address pins, so clearly there is a physical advantage to reducing this to 8 or 16 and multiplexing the same information. To provide 20 a performance/efficiency advantage, some degree of scheduling would have to be provided to offset the latency involved with multiplexing 25 this information. 30 35 40 Author's Signature: Date: Date: Witness' Signature: _ (Read and Understood)

1.7.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
□ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
П отнер.

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.